Wednesday, September 18, 2019

Networking and Telecommunications :: Technology, Network-on-chips

As technology scales, Systems-on-Chips (SoCs) are becoming increasingly complex and heterogeneous. One of the most important key issues that characterize such SoCs is the seamless mixing of numerous Intellectual Property (IP) cores performing different functions and operating at different clock frequencies. In just the last few years, Network-on-Chip (NoC) has emerged as a leading paradigm for the synthesis of multi-core SoCs [1]. The routing algorithm used in the interconnection communication NoC is the most crucial aspect that distinguishes various proposed NoC architectures [2], [3]. However, the use of VCs introduces some overhead in terms of both additional resources and mechanisms for their management [4]. Each IP core has two segments to operate in communication and computation modes separately [5]. On-chip packet switched interconnection architectures, called as NoCs, have been proposed as a solution for the communication challenges in these networks [6]. NoCs relate closely to interconnection networks for high-performance parallel computers with multiple processors, in which each processor is an individual chip. A NoC is a group of routers and switches that are connected to each other on a point to point short link to provide a communication backbone of the IP cores of a SoC. The most common template that proposed for the communication of NoC is a 2-D mesh network topology where each resource is connected with a router [7]. In these networks, source nodes (an IP-Core), generate packets that include headers as well as data, then routers transfer them through connected links to destination nodes [8]. The wormhole (WH) switching technique proposed by Dally and Seitz [9] has been widely used in the interconnections such as [10], [11]. In the WH technique, a packet is divided into a series of fixed-size parts of data, called flits. Wormhole routing requires the least buffering (flits instead of packets) and allows low-latency communication. To avoid deadlocks among messages, multiple virtual channels (VC) are simulated on each physical link [12]. Each unidirectional virtual channel is realized by an independently managed pair of message buffers [13]. This paper presents a new routing algorithm for irregular mesh networks by base that enhances a previously proposed technique. The primary distinction between the previous method and the method presented in this paper is passing messages from ONs in the network. Simulation results show that utilization of network by e-xy and OAPR algorithm is worse than the improved one, i-xy. We have been simulated every three algorithms for 5% and 10% of oversized nodes with uniform and hotspot traffic.

No comments:

Post a Comment

Note: Only a member of this blog may post a comment.